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Abstract— This paper presents the characterization of mi-
crowave passive components, including metal-oxide-metal (MoM)
capacitors, transformers, and resonators, at deep cryogenic tem-
perature (4.2 K). The variations in capacitance, inductance and
quality factor are explained in relation to the temperature depen-
dence of the physical parameters and the resulting insights on
modeling of passives at cryogenic temperatures are provided. Both
characterization and modeling, reported for the first time down to
4.2 K, are essential in designing cryogenic CMOS radio-frequency
integrated circuits, a promising candidate to build the electronic
interface for scalable quantum computers.
Index Terms— Cryo-CMOS, quantum computing,
cryogenic, capacitor, inductor, transformer, res-
onator, quality factor
I. INTRODUCTION
Complementary Metal Oxide Semiconductor (CMOS) cir-
cuits operating at cryogenic temperatures (Cryo-CMOS) have
been proposed to build the scalable control electronics of
quantum processors [1] [2]. Besides that, Cryo-CMOS tech-
nology has been used in the past to fabricate cryogenic low
noise amplifiers (LNAs) for high sensitivity receivers [3] and
cryogenic LC oscillators for electron spin resonance detectors
[4]. The advent of cryo-CMOS has triggered the need for the
characterization of active and passive components at cryogenic
temperatures as required to reliably predict the performance of
cryogenic radio frequency integrated circuits (RFIC).
To some extent, this has been pursued by the scientific
community in case of active devices, which is evident from
papers that show DC characterization [5] [6], RF and noise
characterization [7], device mismatch [8] [9], small signal
and noise characterization [10] of CMOS devices in different
technology nodes. Although inductors have been characterized
over the military temperature range [11] [12], we have char-
acterized, for the first time, a wide set of passive components
at cryogenic temperatures.
II. TEST STRUCTURES AND MEASUREMENT SETUP
Several test structures were fabricated in the 1P7M-4x1Z1U
TSMC 40-nm CMOS with an ultra-thick metal layer to
characterize the passive components at 4 K comprehensively.
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Fig. 1: Measurement setup
A high-density metal-oxide-metal (MoM) capacitor was
taped-out using stacked inter-digitated metal fingers in layers
1 to 5. For the inductance characterization, a multi-turn
transformer was designed using the ultra-thick metal layer and
avoiding substrate shielding, since high substrate resistivity
is expected at 4 K thanks to carrier freeze-out. Finally, a
resonator was designed to validate the cryogenic model of
the inductor and capacitor.
The measurements were done using ground-signal-ground
(GSG) probes in a 40 GHz Lakeshore CPX cryogenic probe
station with R&S ZNB40 vector network analyzer (VNA) (see
Fig.1). To ensure proper thermalization, the dies were mounted
with a conductive glue on a copper plate (CP), which was
securely taped to the sample holder. Due to the variation in
the GSG probe electrical characteristics at cryogenic tempera-
tures, short-open-load-through (SOLT) calibrations were done
right before the measurement using a Picoprobe calibration
substrate (CS) also mounted on the sample holder, at the
measurement temperature.
III. MEASUREMENT, ANALYSIS AND MODELLING
A. MoM capacitor
The MoM capacitor can be modeled as a pi-network [13] as
shown in Fig.2 (a), where CMoM is the actual capacitance due
to the interdigitated metal fingers across an extra low-k inter-
metal dielectric [14], and Cpar represents the parasitic between
the lowest metal layer and the ground plane (poly shield to
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Fig. 2: (a) MoM capacitor model and (b) micrograph.
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Fig. 3: Extraction of: (a) Capacitance, (b) Quality factor, (c) Series resistance. (d) Model parameters at RT and 4 K.
filter substrate noise). Rse and Lse represent the equivalent
series resistance and inductance respectively, of the traces
and vias from the pad to the device terminals. The frequency
dependent losses is modeled as Rskin and Lskin due to skin
effect and Rd and Ld due to the dielectric. Note that the quality
factor of the capacitor above 10 MHz is limited by the series
resistance [15] and hence, the leakage resistance (modeled as
a very high resistance across the capacitor terminals at DC)
due to the interface traps [16] is ignored in the model.
Fig. 3 (a) shows the measured Im{−Y21}/ω (ω is the angu-
lar frequency), from which the CMoM can be extracted at the
lowest measured frequency (i.e., 100 MHz), where the effect
of parasitic inductance is negligible [17]. Similarly, Cpar can
be extracted from measured Y11 + Y21. Both the capacitances
incur slight change at 4 K compared to room temperature (RT)
due to variation in the dielectric constant [18], as the thermal
contraction of metals is negligible [19].
The measurement uncertainty increases when the desired
impedance is negligible compared to the VNA reference
impedance of 50 Ω. Hence, at the frequencies below 5 GHz,
the error in the determination of the series resistance and
capacitor’s quality factor would be significant and is excluded
in Fig. 3 (b). Due to reduction of dielectric and metal loss
at lower temperatures, there is a boost in the quality factor
at frequencies below 10 GHz. However, the dielectric loss
does not improve over temperature above a certain frequency
[15]. Consequently, a negligible quality factor improvement is
observed above 15 GHz, when the dielectric loss is dominant,
as can be gathered from Fig. 3 (b) and (c). Table I (Fig. 3 (d))
concludes the discussion on MoM capacitors and summarizes
the change of the model parameters over temperature.
B. Transformer
The transformer can be modeled using the well-known fre-
quency independent lumped model for on-chip spiral inductors
[20] as depicted in Fig. 4 (a), where Lp and Ls represent the
inductance, Rp and Rs describe the DC ohmic loss, of the
primary and secondary windings, respectively. km represents
the coupling factor of the transformer. Cov models the inter-
winding capacitance, Cox denotes the oxide capacitance, while
Cp represents the capacitance due to metal lines running in
parallel in the multi-turn primary winding. Csub and Rsub model
the substrate capacitance and resistance respectively.
Rp (extracted from Re{Z11} shown in Fig. 4 (d) at 1 GHz
where the skin effect is negligible) is ∼5× lower at 4 K
compared to RT, due to the increase in copper conductivity
(σcu) [19]. At higher frequencies, the skin effect dominates
and the loss becomes proportional to 1/σcuδ, in which the
skin depth δ =
√
2/
√
ωµσcu, where µ and σcu represent
the magnetic permeability and conductivity of the conductor.
Since the conductivity increases by 5×, skin depth and thus
the inductor loss at higher frequencies decreases by ∼√5
[21], as confirmed by Fig. 4 (d) for frequencies above 10 GHz.
Furthermore, the increase in conductivity leads to a reduction
in inductance by ∼5% [22], also confirmed by the measured
winding’s inductance (extracted from Im{Z11} at the lowest
measured frequency) as shown in Fig. 4 (e).
Fig. 4 (f) reveals that the inductor peak quality factor (ex-
tracted from Im{Z11}/Re{Z11}) increases by 2.7× from RT
to 4 K. The improvement is partially contributed (1.6× as
verified from EM simulation) by the increase in conductivity
and partly due to the reduction of tangential electric field losses
in the silicon substrate, as it becomes highly resistive due to
freeze-out.
Figure 4 (g) shows the measured km, calculated as km =
Im{Z21}/
√
Im{Z11} · Im{Z22}, at both RT and 4 K. The
coupling factor is mainly set by the physical dimensions of
the transformer, which barely change over temperature (i.e.,
< 1% as shown in [19]). The slight increase in coupling factor
at 4 K is due to the change in capacitive coupling caused by
the change in dielectric constant as mentioned earlier.
Table II (Fig. 4 (c)) summarizes the values of model param-
eters at RT and 4 K. All the capacitors slightly change over
temperature, which is also in line with the extracted MoM
model. However, (Rsub) and substrate coupling resistance (Rsc)
increases by 3 orders of magnitude at 4 K mainly due to
substrate freeze out [23]. For low resistive substrates, the ca-
pacitance from the windings to the ground plane is dominated
by Cox [24], [25], while for highly resistive substrates, the
effective capacitance is lowered by Csub in series with Cox, re-
sulting in a slight increase in the frequency where peak quality
factor occurs. The self-resonance frequency of the transformer
increases by 5%, due to the decrease in both inductance and
overlap capacitance. Furthermore, as can be gathered from
Fig. 4 (d)-(g), EM simulations confirm all abovementioned
behaviors and accurately predict the performance at 4 K; by
increasing the copper conductivity by 5× and increasing the
substrate resistivity by 1000, in the foundry metal stack.
IV. IMPACT ON RFICS
To analyze the impact of the cryogenic operation on RFICs
like oscillators [26] and LNAs/PAs [27], a transformer-based
resonator (matching network), shown in Fig. 5 (a) was de-
signed. Its performance was estimated using the developed
models and compared with measurement results. Fig. 5 (c)
shows the input impedance of the resonator with Port2 open
(|Z11|), which determines an oscillator’s power consumption
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Fig. 4: (a) Transformer model, (b) Micrograph and (c) Model parameters at RT and 4 K. Extraction of: (d) Series resistance,
(e) Inductance, (f) Quality factor and (g) Coupling factor.
in a transformer based oscillator [26]. There is an increase in
the impedance peak of the resonator, from RT to 4 K, due to
the overall increase in quality factor, which is well predicted
by the cryogenic model. Hence, one can obtain the same output
voltage swing for half the current consumption, thus improving
the oscillator’s power efficiency. The reduction in inductance
and the effective parasitic capacitance causes the resonance
to shift towards higher frequencies by 8 %. The ratio of the
resonant frequencies merely depends on the coupling factor,
which increases by 4% as predicted by the model.
V. CONCLUSION
Passive components at cryogenic temperatures show in
general higher quality factor (∼2×) due to higher metal
conductivity and lower loss in the substrate. However, the
value of inductive and capacitive on-chip components slightly
changes (i.e., 5%) from RT to 4 K. Those variations can be
replicated in an EM simulation by manipulating the resistivity
of metals and substrate. As a result, RFIC designers can predict
the performance of cryogenic passive devices both by using
EM simulation and/or by scaling the presented lumped model
parameters. This enables, in combination with existing Cryo-
CMOS models, the reliable design of cryogenic RFIC needed
for future large-scale quantum computers.
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Fig. 5: (a) Tank schematic, (b) micrograph and (c) input
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